package XunChunCPU.common.Bundles

import chisel3._
import XunChunCPU.common.CommonConfig._

// 旁路的数据Bundle
class ByPassBundle extends Bundle{
    val regAddr = Output(UInt(regAddrLen.W))
    val regData = Output(UInt(regLen.W))
}